

EEDesign - Electrical wiring design needs EDA support

EE TIMES EE TIMES ASIA EE TIMES CHINA EE TIMES GERMANY EE TIMES KOREA EE TIMES TAIWAN EE TIMES UK

Web Sites

CommsDesign iApplianceWeb.com
EEdesign Deepchip.com
Design & Reuse
Embedded.com
Elektronik i Norden
Planet Analog
Semiconductor Business News
The Work Circuit
TWC on Campus

Electronics Group Sites • <u>ChipCenter</u>

<u>EBN</u>
<u>EBN China</u>
<u>Electronics Express</u>
<u>NetSeminar Services</u>
QuestLink

Custom Magazines

accounted for before final assembly. The manual design process and delayed timing of electrical system design accelerate unrecoverable mistakes created by dealing with a large amount of data, especially when the production schedule slips.

Without automation, the manual design process could become difficult and frustrating, because the manual design process is based on trial, error, and numerous revisions. What if instead of frustration, the designer would have a choice to utilize an easy-to-use design tool that allows for the design of a product that will work the first time?

Automating the design process

A software solution to automate hardware electrical systems design, documentation, manufacturing, and procurement is a primary interest for interconnect technology and will be a significant improvement in existing design flow for EDA customers. What is interconnect technology? To answer this question let's define recognizable levels of interconnects inside an electromechanical system:

- Level 1: Chip pads to IC package leads, e.g. wire bonds Wire bonds are used to form preliminary bumps, which are then augmented by adding solderable bumps. Wire-bonded bumps are then formed on each pad. In the primary embodiment, the bonds have tails, with the total height of the bond and tail up to 30 mils. Wire bonds can be formed using either gold wire or solder wire.
- *Level 2: Component to PCB, e.g. DIP socket* A DIP socket is a dual-in-line IC package adapter soldered to the printed circuit board, and allows quick connection of components to the printed circuit boards.
- Level 3: PCB to PCB, e.g. interconnect cable assembly or card edge connector

The typical "board to board" card edge connection is contained on a flash memory card or on a printed circuit board connected to the motherboard in personal computers.

• Level 4: Sub-assembly to sub-assembly, e.g. interconnect cable assembly

All custom interconnect cable assemblies from a single-conductor power jumper to high-speed digital signal transmission assemblies are designed to provide signal and power distribution between subassemblies.

• Level 5: Sub-assembly to input/output, e.g. interconnect cable assembly

In all products where these types of interconnects are specified, designers use round and flat cable assemblies. All of these cable assemblies must have minimal IR voltage drop and cross-talk, and provide EMI and RF immunity.

• *Level 6: System to system, e.g. interconnect cable assembly* Beside all the requirements explained above, these assemblies should have durable and robust mechanical and/or environmental protections. In some cases special protected systems are associated with cable assemblies in harsh environments.

The majority of interconnects are cable or harness assemblies. Surprisingly, the interconnects that comprise the majority are often marginalized on the "wish list" of EDA companies that develop tools for designers. Such tools can be independently installed as stand-alone applications, and have by-direction links with electrical and mechanical applications, or can be bundled together with electrical and/or mechanical software programs.

Let's characterize the general requirements for the development of an innovative CAD/CAE/CAM/PDM (Computer Aided

Design/Engineering/Manufacturing and Product Data Management) tool that is fully compatible with a PLM (Product Lifecycle Management) system. First of all the tool should seamlessly provide design capabilities for cable and harness assemblies. Cable and harness assemblies are defined by either signal or power applications. Signal applications are characterized by low current and voltage requirements. Power applications, in contrast, generally address higher current and, often, higher voltage requirements. All of this should be applicable to the layer of product design from Level 3 through Level 6, from top to bottom and vise versa. Subsequently it should fit the following areas: • Advanced Manufacturing and CAD/CAM: Simulation, Control and Optimization Automation of Manufacturing Optimization of the process, Geometric Dimensioning, and Tolerancing Scheme for minimum rejection rate Advanced Engineering: **Collaborative Product and Process Development** Investigation of Optimal product Design, Control and Development Data management: Personnel management (Accessibilities, State control, Role assignment) Project management (Process control) File management (Version control, Data sharing, Notification, Product development document filing) In order to address market needs, speed up the design process, and hence reduce product time to market, enterprise software packages must integrate various requirements spelled out above into one complete design flow, including conceptual hardware electrical system design, detail design, and manufacturer output. This integration can be done by blending multiple techniques and CAD/CAE/CAM/PDM capabilities into a single environment. The techniques utilized in such a program must include knowledge-based systems, commonality between industries, and a clear understanding of system structure from the bottom up. When this is done a unique and powerful tool for hardware electrical systems design automation will be available, and can become a standard across the industries. Alex H. Chernyak is president and CEO at EDA startup <u>TurboTools[™] Corp.</u> (San Francisco, Calif.). TurboTools provides an EDA/PLM enterprise solution called CablEquity for hardware electrical systems. Free Subscription to EE Times First Name Last Name

 Company Name
 Title

 Business AdV ≥ State
 Zip

 Email address
 Terments about this articles

 Name:
 Sinter

 Title:
 Sinter

 Demany:
 Sinter

 Big
 Sinter

http://www.eedesign.com/columns/eda/OEG20030714S0070 (3 of 4) [7/14/03 6:54:35 PM]



Copyright © 2003 CMP Media, LLC

Terms and Conditions | Privacy Statement